Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
corner analysis
hello people, I am simulating different corners in cadence spectre. however the graphs for all the parameters come out as individual. Is ther any way by which all the parameter variations could be obtained in a single graph? The same problem exists while doing statistical...
Re: stability of a system
How to find the value of the cap. to be connected bwn gate and drain of pmos (Cc)? And can i use Rz=(Cl+Cc)/(gmp*Cc)
where Cl is the load cap. and Cc the value of the Miller Compensation cap. who's value i need to find in the first part?
Re: stability of a system
hey i went thru miller compensation in Razavi but couldnt understand ....could u tell me how to apply miller compensation for this circuit??
the images of the buffer amplifier ckt and its freq response(gain and phase plots) are below....it is unstable right? wat modifications do i have to do for the circuit if i hav to make it stable? the load cap. can be >=3.5pF.
Re: stability of a system
thank you for the reply :) these r the gain n phase plots i have got for the buffer amplifier....it is unstable right? wat modifications do i have to for the circuit if i hav to make it stable? the load cap. can be >=3.5pF.
How do u find the PSRR in cadence spectre through simulation? you have to give an AC signal at Vdde right?and after that how do you find the value of PSRR?
Re: Gain of the buffer amp.
guys its vry simple.....the formula is gm of nmos*(rout of nmos||rout of pmos)....this is the open loop gain of the 1st stage...
Re: cadence spectre
NO...there is no way...there is no free edition/students edition....jus ask ur univ. if they hav a license or if they can buy one...
Re: transistor sizing
jus choose the optimum value for w/l...increasin w increases the current n hence the gain n transconductance....increasin l decreases channel length mod. n hence increases rout....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.